

FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 7




FIG. 8




FIG. 9




FIG. 10




FIG. 11




FIG. 12




FIG. 13




FIG. 14




FIG. 15

Dep FP Op (WAW) = Skew1 → RR → Ex1 → Ex2 → Ex3 → Ex4 → Wr




FIG. 16

FP OP ExN ExN+1 ExN+2 ExN+3 ExN+4 ExN+5 ExN+6 ExN+7 ExN+8 Wr




FIG. 17.

Skew1 Skew2 RR Ex1 Ex2 Ex3 Ex4 Clear FP Load WAW bit Issue AGen TLB Cache Wr Wr




FIG. 18




FIG. 19




FIG. 20




FIG. 21




FIG. 22

20/20




FIG. 23